

3A Ultra Low Dropout Regulator with Enable

General Description

The AP1313 are high performance positive voltage regulators designed for using in applications requiring very low input voltage and very low dropout voltage up to 3 A output current. It can operate down to VIN = 1.2 V and VCNTL = 3.2 V with output voltage programmable as low as 0.8 V. The AP1313 feature ultra-low dropout, ideal for applications where output voltage is very close to input voltage.

Additionally, the AP1313 integrated an enable input to further reduce power dissipation while shutdown. Also, it provided an excellent regulation over variations in line, load and temperature. The AP1313 has a power ready signal 'POK' to indicate the output status if the voltage level of output reaches 92 % of its nominal value. The AP1313 are available in the thermally enhanced SO8-EP and DFN3x3-10 packages.

Applications

- Motherboard Computers
- Peripheral Cards
- Network Cards
- Set Top Boxe

Typical Application Circuit

Features

- Ultra-low Dropout
- 3A Current with 230 mV Dropout only at VOUT = 1.2 V
- Adjust Output Voltage Externally down to 0.8 V by Setting VADJ above 0.2 V
- Low ESR Output Capacitor Applicable
- Input Voltage as Low as 1.2 V
- VCNTL Voltage Down to 3.2 V
- Output Voltage Accuracy to ±1.5 % (Internal Default Voltage)
- Low VCNTL Shutdown Quiescent Current ~ 5 μA
- Enable Input for Power Sequencing
- Internal Soft-start
- Open Drain Power OK Indicator
- VOUT Pull Low Resistance when Disable
- Over Current and Over Temperature Protections
- SO8-EP and DFN3x3-10 Packages
- Lead Free and Green Device Available





Ordering Information

Order Codes	Default VOUT	Packages	Shipping	Top Markings ⁽¹⁾
AP1313SP-A1	ADJ	SO8-EP	4,000 /Reel	AP1313 YWWXXXXX
AP1313DF-A1		DFN-10	5,000 /Reel	1313 YWWXX

(1). YWW = Date code



Pin Configurations



Pin Description

Pin	Pin No.		D' E de l'an		
SO8-EP	DFN-10	Names	Pin Functions		
1	5	РОК	Power OK pin is open drain output. Once VOUT hit 92% of its rating voltage. The POK pin will high.		
2	6	EN	Driving the enable pin (EN) over 1.0V turns on the regulator. Driving this pin below 0.4V, the regulator into shutdown mode, VIN power reducing operating current to $1 \mu A$ typical.		
3	7,8,9	VIN	Input power pin. A small capacitor is needed from this pin to ground to assure stability. Typical input ~ 10μ F. Both input and output capacitor grounds should be tied back to the IC ground with no significant impedance between them.		
4	10	VCNTL	Input pin for control circuit power. Typical use $1\mu\text{F}$ capacitor connect between this pin to ground.		
5	-	NC	Not connected.		
6	1,2,3	VOUT	Regulated output voltage pin. A small $(10 \mu F)$ ceramic capacitor is needed from this pin to ground to assure stability. A pull low discharge resistance exists when deactivate device by VEN.		
7	4	ADJ	Connect this pin to ground, the output voltage by the internal feedback resistors. If external feedback resistors are used, the output voltage will be $V_{OUT} = 0.8(R1+R2)/R2$ Volts.		
8	DAP (11)	GND	Ground pin.		

Table 1



Functional Block Diagram







Absolute Maximum Ratings (1)

VCNTL, POK, EN, VADJ0.3 V ~ 6.0 V VIN, VOUT0.3 V ~ 5.5 V	Θ _{JC} , DFN-108 °C/W
ESD protection Rating	Maximum Power Dissipation ⁽⁶⁾
Human Body Model (HBM)±2kV ⁽²⁾	SO8-EP2.1 W
Machine Model (MM)200V ⁽³⁾	DFN-101.47 W
Charged Device Model (CDM)1kV ⁽⁴⁾	Min. Operating T _J 40 °C
Package Thermal Resistance ⁽⁵⁾	Max. Operating T _J Internally Limited
Θ _{JA} , SO8-EP60 °C/W	Storage Temperature55 °C ~ 150 °C
Θ _{JC} , SO8-EP14 °C/W	Lead Temperature (Soldering 10 sec.)
Θ _{JA} , DFN-1068 °C/W	

(1). Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

(2). Tested and classified as Class 2 per ESDA/JEDEC JDS-001-2014.

(3). Tested and classified as M3 per Standard ANSI/ESDA/JEDEC Test Method A115-B-2010.

(4). Tested and classified as Class 4 per ESDA/JEDEC 22-C101E-2009.

(5). Thermal Resistance is measured in the natural convection at TA = 25 °C on a low effective single layer thermal

conductivity test board of JEDEC 51-3 thermal measurement standard.

(6). The maximum power dissipation (PD) is given by the following formula: $PD = \frac{T_{JMAX} - T_A}{R_{0JA}}$

Electrical Characteristics ⁽¹⁾

$(V_{CNTL} = V_{EN} = 5 V, V_{IN} = 3.3 V, I_{OUT} = 10$	$0 \text{ mA}, \text{C}_{\text{IN}}=10 \mu\text{F}, \text{C}_{\text{OUT}}=10$	μ F, T _A = 25 °	C, unless of	herwise noted.))

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Input Supply Voltage				•		•
VIN Input Voltage Range	V _{IN}	$V_{OUT} = 0.8V$	1.2		5	V
VIN Quiescent Current	Ivin_Q	$V_{OUT} = 2.5V$		20	50	μA
VIN Shutdown Current	Ivin_sd	$V_{\rm EN} = 0V$			1	μA
VIN UVLO Rising Threshold	V _{IN_UVLO}		0.8		1.2	V
VIN UVLO Hysteresis	V _{IN_HYS}			0.45		V
VCNTL Input Control Voltage						
Control Supply Voltage Range	VCNTL		3.2		5.5	V
VCNTL Quiescent Current	Ivcnt_q	VOUT = 2.5V		270	350	μA
VCNTL Shutdown Current	Ivcntl_sd	$V_{\rm EN} = 0V$		5	10	μА
VCNTL UVLO Rising Threshold	VCNT_LUVLO		2.5	2.7	3.2	V
VCNTL UVLO Hysteresis	VCNT_HYS			0.6		V
Output Voltage and Current Limit						
Output Voltage Range	V _{OUT}	$V_{\rm IN}\!=3.3V$	0.8		2.5	V
Line Regulation	REG_line	$V_{IN} = V_{OUT} + 0.5V$ to 3.3V		0.1	0.15	%
Load Regulation ⁽²⁾	REG_load	10mA to 3A		0.2		%
Drop Voltage ⁽²⁾	Vdrop	$I_{OUT} = 3A$ -40 to 125 °C		230	300	mV
Current Limit	I _{LIMIT_NORMAL}	$V_{ADJ} > 0.2V$	3.6	4.3	5	А
Short Circuit Current Limit	Ilimit_short	$\begin{array}{l} V_{ADJ} < 0.2V, \\ V_{IN} = 3.3V \end{array}$		1.4		Α
Short Circuit Blanking Time ⁽²⁾	TILIMIT			5		ms
VOUT Discharge Resistance ⁽²⁾	R _{DIS}			90		Ω

Electrical Characteristics ⁽¹⁾ (continued)

 $(V_{CNTL} = V_{EN} = 5 \text{ V}, V_{IN} = 3.3 \text{ V}, I_{OUT} = 10 \text{ mA}, C_{IN} = 10 \mu\text{F}, C_{OUT} = 10 \mu\text{F}, T_A = 25 \text{ °C}, unless otherwise noted.})$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Output Voltage						
Feedback Reference Voltage	VREF	$V_{\rm ADJ} = V_{\rm OUT}$	0.788	0.800	0.812	V
Feedback Pin Current	I _{ADJ}		-100		100	nA
Internal Feedback Control Threshold ⁽²⁾	V _{TH_ADJ}		0.15	0.2	0.25	V
Enable and Soft-start				-		
EN Pins High Level Input Voltage	V _{EN_HI}		1.1			V
EN Pins Low Level Input Voltage	V_{EN_LO}				0.4	V
EN Pins Pull Up Current	IEN	$\mathbf{V}_{EN}=0\mathbf{V}$		1.7	4	μA
Turn ON Delay ⁽²⁾				450	7	μs
Soft-Start Time				1.5		ms
POK and Delay						
Power Good High Threshold	V _{TH_POK}			92		%
Power Good Hysteresis	V _{HYS_POK}			2		%
Power Good Delay Time	Трок		-	1.3	-	ms
Thermal Shutdown						
Thermal Shutdown Threshold ⁽²⁾	T _{SD}		130			C
Thermal Shutdown Hysteresis ⁽²⁾	TSD_HYS			30		C

(1). Specifications over temperature range are guaranteed by design and characterization.

(2). Guaranteed by design and characterization only.

Functional Description

Power-On-Reset

A Power-On-Reset (POR) circuit monitors both of supply voltages on VCNTL and VIN pins to reset a logic controls. The POR function initiates a soft-start process after both of the supply voltages exceed their rising POR voltage thresholds during powering on. The POR function also pulls low the POK voltage regardless the output status when one of the supply voltages falls below its falling POR voltage threshold.

Internal Soft Start

An internal soft-start function controls rise rate of the output voltage to limit the current surge during start-up. The typical soft-start interval is about 1.5ms.

Output Voltage Regulation

An error amplifier works with a temperature-compensated 0.8V reference and an output NMOS regulates output to the preset voltage. The error amplifier is designed with high bandwidth and DC gain provides very fast transient response and good load regulation. It compares the reference with the feedback voltage and amplifies the difference to drive the output NMOS which provides load current from VIN to VOUT.

The AP1313 monitors the current flowing through the output NMOS and limits the maximum current to prevent load.



AP1313 also provided a short current-limit and auto restart function, it will change the current-limit level down to 1.4 A (typ) when the voltage on FB pin falls below 0.2V (typ) during current overload or short circuit conditions. However, start up with enable (EN) pin, the short circuit current-limit will disabled until Soft-start interval finished.

Enable Control

The AP1313 has a dedicated enable pin (EN). A logic low signal applied to this pin shuts down the output. Following a shutdown, a logic high signal re-enables the output through initiation of a new soft-start cycle. When left open, this pin is pulled up by an internal current source ($1.7 \mu A$ typical) to enable normal operation. It's not necessary to use an external transistor to save cost.

Power-OK and Delay

The AP1313 indicates the status of the output voltage by monitoring the feedback voltage (VFB) on POK pin. As the VFB rises and reaches the rising Power-OK voltage threshold (VTHPOK), an internal delay function starts to work. At the end of the delay time, the IC turns off the internal NMOS. POK pin will indicate high when the output is ok. As the VFB falls and reaches the falling Power-OK voltage threshold, the IC turns on the NMOS of the POK. Also, if the VIN or VCNTL lower than POR threshold. The POK pin will pull low.

Application Information

Power Sequencing

The power sequencing of VIN and VCNTL is not necessary to be concerned. However, do not apply a voltage to VOUT for a long time when the main voltage applied at VIN is not present. Because the output auto discharger switch will turn on when VIN is not present.

Input Capacitor

The AP1313 requires proper input capacitors to supply current surge during stepping load transients to prevent the input voltage rail from dropping. Because the parasitic inductor from the voltage sources or other bulk capacitors to the VIN pin limit the slew rate of the surge currents, more parasitic inductance needs more input capacitance. Ultralow-ESR capacitors (such as ceramic chip capacitors) and low-ESR bulk capacitors (such as solid tantalum, POSCap, and Aluminum electrolytic capacitors) can all be used as an input capacitor of VIN. For most applications, the recommended input capacitance of VIN is $10\,\mu$ F at least. However, if the drop of the input voltage is not cared, the input capacitance can be less than $10\,\mu$ F.

Output capacitor

The AP1313 is designed specifically to work with low ESR ceramic output capacitor for space saving. A ceramic capacitor with capacitance of at least $4.7 \,\mu\text{F}$ and ESR larger than $1 \,\text{m}\Omega$ are recommend. Large output capacitor can reduce noise and improve load transient response. Figure 2 shows the allowable ESR range as function of load current various output capacitance.



Chipown

Setting Output Voltage

The output voltage is programmed by the resistor divider connected to FB pin. The preset output voltage is calculated by the following equation:

VOUT=0.8V x
$$\left(1+\frac{\text{Rup}}{\text{Rdown}}\right)$$
(1)

Where R_{UP} is the resistor connected from VOUT to FB pin with Kelvin sensing connection and R_{DOWN} is the resistor connected from FB to GND.



Layout Consideration

- 1. Solder the exposed pad on the VIN ground pad on the top-layer of PCBs. The VIN or ground pad must have wide size to conduct heat into the ambient air through the VIN or ground plane and PCB as a heat sink.
- 2. Please place the input capacitors for VIN and VCNTL pins near the pins as close as possible for decoupling high-frequency ripples.
- 3. Please the feedback resistors R_{UP} and R_{DOWN} near the AP1313 as close to avoid noise coupling.
- 4. The input and output capacitors and GND pin must be connected to ground plane of the load.
- 5. Figure 4. Bottom Layer Figure 3. Top Layer Large current paths must have wide tracks.





Figure 4. Bottom Layer





Typical Performance Characteristics



Figure 5. VCNTL Current vs. Input Voltage



Figure 7. VEN_High vs Input Voltage

























Figure 15 V_{EN}_High vs. Temperature



Figure 12 VCNTL Quiescent current vs. Temperature



Figure 14 V_{FB} vs. Temperature



Figure 16 Drop Voltage vs. Load Current

Chipown



www.chipown.com



Package Information

SO8-EP Package Outline and Dimensions



Notes:

1. This drawing is subjected to change without notice.

2. Body dimensions do not include mold flash or protrusion.

3. This package conforms to JEDEC MS-12, variation BA.



Package Information (continued) DFN-10 Package Outline and Dimensions



Notes:

3. This package conforms to JEDEC MO-187, variation AA.

^{1.} This drawing is subjected to change without notice.

^{2.} Body dimensions do not include mold flash or protrusion.



Tape and Reel Information



Notes:

1. This drawing is subjected to change without notice.

2. All dimensions are nominal and in mm.

3. This drawing is not in scale and for reference only. Customer can contact Chipown sales representative for further details.

4. The number of flange openings depends on the reel size and assembly site. This drawing shows an example only.



Important Notice

Chipown Microelectronics Co. Ltd. reserves the right to make changes without further notice to any products or specifications herein. Chipown Microelectronics Co. Ltd. does not assume any responsibility for use of any its products for any particular purpose, nor does Chipown Microelectronics Co. Ltd assume any liability arising out of the application or use of any its products or circuits. Chipown Microelectronics Co. Ltd does not convey any license under its patent rights or other rights nor the rights of others.